(This is the older material - click here - for current specification content)

2. Fetch

Step 1

The Program Counter copies the address of the next instruction it contains into the Memory Address Register (MAR).

Step 2

The Memory Address Register places the address to be used on to the 'Address Bus'

Step 3

The Memory Address Register triggers a 'read' signal that causes main memory (RAM) to place the instruction being asked for on to the 'Data Bus'

Step 4

The instruction on the data bus is loaded into the Memory Data Register (also called Memory Buffer Register)

Step 5

The Memory Data register copies the instruction into the 'Instruction Register'

The Fetch stage is now complete

 

 

Challenge see if you can find out one extra fact on this topic that we haven't already told you

Click on this link: Von Neumann architecture

I
 

Copyright © www.teach-ict.com